The CAMAC standard offers flexibility by providing power and a data bus for various modules, but it is limited to a 1 Mword/sec bandwidth. LeCroy Research CAMAC modules with an auxiliary data bus, FERA, provide a 10 Mwordsec data transfer without CAMAC controller intervention. We have used a National Instruments digital 1/0 board (PCI-DIO-32HS) as a FERA bus-to-host bridge. The board provides hardware handshaking, a 20 Mword/sec bandwidth, bus master scatter-gather DMA, and can control up to 2 FERA busses asynchronously. Multiple boards may reside on the same PCI or Compact PCI bus. A 300 MHz Pentium I1 running Windows NT 4.0 sustains >3.4 MB/sec throughput in 8255 emulation mode. These capabilities are being exploited in our prototype small animal planar and PET imaging system where 32 ADC channels (16 bits each) and 3 scaler channels (32 bits each) define an event.
I. INTRODUCTION
A common means of acquiring data is by analog-to-digital conversion under computer control. The ANSUIEEE Std 583-1982 Modular Instrumentation and Digital Interface System standard (CAMAC) serves this purpose by combining the flexibility of NIM (DOE-TID-20893) modularity with digital control and data lines (Dataway). The Dataway has a specified bandwidth of 1 MHz that limits the data throughput to 1 Mword/sec, for both 16 and 24 bit words [ 11.
LeCroy Research Systems has developed a family of CAMAC-compatible modules with an auxiliary data bus, the Fast Encoding and Readout ADC (FERA), with a 10 Mwordsec data transfer rate (16 bit words) [2] . The FERA bus supports a driver module which synchronizes other FERA modules without CAMAC controller intervention thereby boosting data throughput. However, even with FERAcompatible double-buffering with CAMAC memory modules, the data must still pass through the Dataway to reach the host computer, reducing the effective throughput of the system. In our laboratory, for example, such a system (Jorway 73A SCSI Crate Controller, Sparrow Kmax software and a 300 MHz Power Macintosh 9600 with 640 MB RAM) achieved a maximum throughput of 1 MB/sec to a RAM disk. This rate, though adequate for many bench top experiments, is insufficient in some real applications, such as a prototype small animal imaging device now under development in our laboratory. Dataway, we assembled a FERA-compatible, differential ECLto-TTL level translator to interface the FERA bus to an inexpensive, off-the-shelf digital I/O board (National Instruments PCI-DIO-32HS) [3] . This board was chosen because it provides six different modalities of hadware handshaking, two independent 16 bits wide channels, a maximum 80 MB/sec bandwidth and bus master scatter-gather DMA. By configuring the board as two 16 bit wide independent channels, up to two FERA systems can be controlled asynchronously. Multiple boards may also reside on the same PCI or Compact PCI bus. In our implementation we used the 8255 emulation handshake mode. The characteristics of this mode are shown on Table 1 CAMAC control is established via a GPIB controller that resides on the same PC host. In such configuration, each event is comprised of 38 words (16 bit) that have to be transferred to the host. The E C L -t o -m conversion is done in an external module using standard drivers. The host is a 300
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MHz Intel Pentium I1 PC running Windows NT 4.0, with 512 MB RAM and 9 GB SCSI hard disk). It is used to initialize and configure the CAMAC modules via the GPIB controller and to start the acquisition, which is either terminated by reaching a preset time condition or by the user. 
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